We report on DC and microwave electrical transport measurements in silicon-on-insulator CMOS nano-transistors at low and room temperature. At low source-drain voltage, the DC current and RF response show signs of conductance quantization. We attribute this to Coulomb blockade resulting from barriers formed at the spacer-gate interfaces. We show that at high bias transport occurs thermionically over the highest barrier: Transconductance traces obtained from microwave scattering-parameter measurements at liquid helium and room temperature is accurately fitted by a thermionic model. From the fits we deduce the ratio of gate capacitance and quantum capacitance, as well as the electron temperature.
Recent CMOS technology allows for the fabrication of silicon-on-insulator structures of nano-metric size. Depending on fabrication strategy, charge transport in these devices can be quasi-zero-or one-dimensional:
Field-effect devices based on narrow silicon channels with spacer regions surrounding the gate can exhibit single-electron-transistor * Electronic address: ab2106@cam.ac.uk (SET) characteristics [1] [2] [3] , whereas gate-allarround nanowires formed in Si fins show 1D behavior, e.g. conductance quantization due to subband formation [4] [5] [6] . Silicon nanowires on silicon-on-insulator (SOI) substrates have recently been shown to be promising candidates for future low-power and radio frequency (RF) applications [6] [7] [8] [9] .
The linearity of the RF response is improved due to the one-dimensional, ballistic charge 1 transport in such devices and the possibility to operate them in the so called quantum capacitance limit, where the gate voltage controls mainly the bands or levels in the transistor channel. Whether these requirements for RF linearity can also be met in devices that predominantly exhibit SET-like behaviour has not been studied extensively yet.
This letter presents a study of the nature of electron transport in narrow channel CMOS silicon field-effect devices at low and high bias. They consist of a narrow Si channel in silicon-on-insulator substrate with a local top-gate and global back-gate. Spacer elements separate the source and drain electrodes from the top-gate, which in conjunction with surface roughness and remote charges in the gate stack induces two barriers in the potential landscape [10] . We show that at low temperature and low bias electron transport is governed by Coulomb blockade due to these barriers, observable directly e.g. Fig.1(c) . In a last step the devices were silicided (NiPtSi). All devices presented in this letter are embedded in a 50 Ω adapted coplanar wave guide for RF measurements (see Fig.1(d) ). Gate lengths L g and channel widths W of devices present in this letter are shown in Table I . to admittance parameters Y i,j (ω) [11] . The conversion is favourable since parasitic, parallel elements can then simply be subtracted [12] . We use the device's off-state as dummy signal and obtain the de-embedded admit- The device shows a good transistor behavior with off-state current in the pA region for V ds = 0.5 V and a subtreshold slope S ≃ 64 -69 mV/dec (see Fig.2 ), close to the theoretical limit of k B T ln(10)/q ≃ 60 mV/dec for thermally activated transport at T = 300 K [13] . Here, k B is the Boltzmann constant and q the electron charge. As previously reported by [2] , the threshold voltage V tg shifts with back-gate voltage. We turn now to characterizing the nature of charge transport in our devices. As described in the introduction of this letter, charge transport through a narrow silicon channel can in general occur via one-dimensional channels [6] or through the levels of a single-electron-transistor-like structure [2] . In order to discriminate between the two mechanisms, we have carried out DC measurements in a dilution fridge setup at T 0 = 30 mK and RF probe station measurements at T 0 = 5 K. Fig.3(a) is a colorscale plot of the current I ds in sample RFM1-4 just below the turn-on voltage of the transistor at T 0 = 30 mK. Clear
Coulomb diamonds are visible, indicating the presence of two barriers and subsequent con-ductance quantization as depicted in Fig.1(c) and the inset to Fig.3(a) . Fig.3 
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